

SECURING YOUR DATA ACROSS THE DATA CENTER Accelerating IPSec for Oracle Database

Topics

Introductions

Threats and challenges to data center security

Security considerations at Oracle

A review of encryption options: TLS vs. IPSec

IPSec implementation options

Extensions and opportunities

Presenters

Avneesh Pant

<u>avneesh.pant@oracle.com</u> Director, Database Development Virtual Operation System Group

Kumaran Siva

<u>kumaran.siva@intel.com</u> Director, Data Center Programmable Solutions Group

Nicola Tan nicola.tan@intel.com Senior Manager, Data Center Marketing Programmable Solutions Group









Pervasive FPGA Use Throughout Datacenter



- **NFV Node**: high-performance networking functions
- **Compute Node**: compute and infrastructure acceleration
- Storage Node: provides physical I/F and stack offload
- Acceleration Node: high compute throughput

FPGA App Acelerator Machine Learning Transcode



Forces Impacting Data Center Security More data, moving faster, with greater security needs







Intel Data Center Security Strategy

Effective security is built on a foundation of trust







The NSA Hacked Google and Yahoo's Private Networks

More documents from the Edward Snowden leak show that the National Security Agency has tapped Google and Yahoo's cloud networks to access massive amounts of data, including from Americans.

https://www.theatlantic.com/politics/archive/2013/10/nsa-hacked-google-and-yahoos-private-networks/354570/





Exponential data growth







Oracle RAC (Real Applications Cluster) traffic currently requires a private network, so traffic goes in the clear today

As we scale to multi-tenant Cloud environments, we have multiple tenants sharing the same physical infrastructure

Attack vectors that need to be considered:

- Protecting tenant payload from identity theft, providing privacy (encryption) of tenant/application data, protection from replay attacks, integrity protection
- Protecting the tunneling protocol header itself (TCP, UDP headers, tunneling protocol headers)



Networking protocol considerations for Oracle traffic

Oracle application transactions are typically massive numbers of requestresponse exchanges that expect reliable, ordered delivery of data

Why not use TCP for these transactions (and TLS from user space)?

 Large number of peers, so using a TCP socket for each pair of communicating peers would result in a connection explosion

TCP sockets provide stream semantics (no message boundaries). Oracle application complexity is significantly reduced with datagram semantics (message boundaries managed by the transport)



Why not UDP?

UDP provides datagram semantics. A single UDP socket can be used to send/receive packets to/from multiple peers. DTLS provides AAA (Authentication, Authorization, Accounting) and privacy for UDP sockets.

Drawbacks to using UDP:

- UDP does not have intrinsic congestion management, so application is burdened with complex congestion management logic
- Oracle application data tends to be 8K or larger packets so that we have to choose between:
 - performance impact of IP Fragmentation, or,
 - track MTU on in user space and manage a layer that can reliably send/receive MTU sized records

What we ideally want is "Reliable UDP socket"

RDS-TCP: A Reliable Datagram Socket over TCP

RDS-TCP: A Reliable Datagram Socket over TCP



12

íntel

Security considerations for kernel managed TCP and UDP sockets

TCP socket in the RDS-TCP architecture is a kernel managed socket, and we do not currently have a standards-compliant TLS implementation in the kernel

TLS is a complex protocol, kernel implementations of TLS have steep challenges

Lack of security for the tunneling protocol header also exists for other datacenter protocols like VXLAN, RoCEv2 etc

We do have mature, standards-compliant implementations for IPsec in the kernel that provide AAA and privacy at the IP layer of the network stack.



Encrypting User Data With TLS/DTLS



North South use-case with TLS/DTLS

- Implements DTLS/TLS in user space using open source implementation
- Uses TCP or UDP sockets in Kernel
- Allows Large Segment Offload in NIC

Challenges With TLS

- DTLS/TLS control and data plane are complex and tightly coupled
- Does not protect against TCP attacks
- Does not support RDS, KCM today → need to bring into Kernel for RDS, KCM support



Encrypting User Data With IPSEC



IPSEC Provides Kernel Encryption

Works across broad socket types 1

Separable Control & Data

Standard interface for key management 2

IPSEC Processing After NIC limits offloads

Large Segment Offload cannot be used 3



IPSec Background

Internet Protocol Security (IPSec) architecture is a set of protocols that ensures data security of an IP network

IPSec ensures:

- Integrity data has not been changed
- Confidentiality data is not readable by third parties
- Authentication data comes from intended source

Works at the network level, not application specific





Intel Products for Encryption & Compression





Three Models for IPSec Implementation





In-line IPSec Acceleration



Key benefits:

- Minimizes CPU overhead
- Minimizes latency
 - Less PCIe passes
- Exploits order of operations limitations
 - Encryption occurs after passing through NIC
 - NIC offloads (checksum, LSO, tunneling) not permitted in other IPSec implementations





Inline IPSec Implementations

Device Terminated

Host Terminated



- Terminates IPSEC headers in hardware
- Bump the wire, transparent to host
- Main challenge is control plane



- Software terminates IPSEC headers
- Leverages IPSEC control plane infrastructure
- Interface to applications is simplified



21

Kernel support

What needed to happen to software to enable this?

Upstream Linux kernel stack infrastructure a series of patches, that started with <u>https://lwn.net/Articles/710591/</u> with several follow-ons.

Contributors: Steffen Klassert, Ilan Tayari, Sowmini Varadhan (Oracle)

IPsec offload, part one

From:	Steffen Klassert <steffen.klassert-at-secunet.com></steffen.klassert-at-secunet.com>
To:	David Miller <davem-at-davemloft.net>, <netdev-at- vger.kernel.org></netdev-at- </davem-at-davemloft.net>
Subject:	[PATCH RFC ipsec-next] IPsec offload, part one
Date:	Wed, 4 Jan 2017 09:23:45 +0100
Message-	<1483518230-6777-1-git-send-email-
ID:	steffen.klassert@secunet.com>
Cc:	Steffen Klassert <steffen.klassert-at-secunet.com>, Sowmini Varadhan <sowmini.varadhan-at-oracle.com>, Ilan Tayari <ilant-at-mellanox.com></ilant-at-mellanox.com></sowmini.varadhan-at-oracle.com></steffen.klassert-at-secunet.com>
Archive- link:	Article

his is the first part of the IPsec offload work we alked at the IPsec workshop at the last netdev onference. I plan to apply this to ipsec-next ofter this round of review.

'atch 1 and 2 try to avoid skb linearization in he ESP layer.

'atch 3 introduces a hepler to seup the esp trailer.

atch 4 prepares the generic network code for Psec GRO. The main reason why we need this, is hat we need to reinject the decrypted inner acket back to the GRO layer.

'atch 5 introduces GRO handlers for ESP, GRO an enabled with a IPsec offload config option. his config option will also be used for the pcomming hardware offload.

lavid, patch 3 touches generic networking code. is it ok to integrate such a generic preparation latch into an IPsec pull request, or do you refer to get it as a separate patch?

System Architecture



intel

Packet Walk (ESP Transport Mode)



Intel[®] Arria 10 FPGA-based SmartNIC

• Intel Arria 10 1150 GT, 20nm •Accelerated function IP and gearbox Arria 10 **QSFP-A** H FPGA 4x 10G or 4x 25G QSFP28 Restant and an in a the state of the state **QSFP-B** 4x 10G XL710 **XL710** Intel Fortville Ethernet NIC •10/40 GbE

Arria 10 (FPGA)

(intel)

25

Pervasive FPGA Use Throughout Datacenter



- **NFV Node**: high-performance networking functions
- **Compute Node**: compute and infrastructure acceleration
- Storage Node: provides physical I/F and stack offload
- Acceleration Node: high compute throughput

FPGA App Acelerator Machine Learning Transcode





Securing East/West traffic is vital to an overall data center security strategy Inline IPSec acceleration offers high throughput, low latency encryption Intel FPGAs offer flexibility for multiple uses across the data center

For more information: IPSec Workshop at Netdev 2.2 (Nov 8-10, Seoul)



27



FPGA Technology Introduction

PARTIAL RECONFIGURATION

Allows separate regions

PCIE HOST INTERFACE

- Hardened + Soft host interface
- Hardened PCIe controller
- Soft interface allows different use models and drivers

LOGIC ELEMENTS

- Main programmable component
- Millions of logic elements
- Simple logic, adders, and registers
- Interconnect with configurable fabric



MEMORY INTERFACES

- Configurable high performance memory interfaces
- Hardened controllers

NETWORK INTERFACE

- Configurable network interfaces
- Hard/soft interfaces

MEMORY BLOCKS

- Thousands of 20Kb memory blocks
- Allows processing to stay on-chip

VARIABLE PRECISION DSP BLOCKS

 Allows FPGA to perform compute intensive functions



Where FPGAs Fit In?

FLEXIBILITY

EFFICIENCY

ASIC



CPU

GPU

Execution

Front End Issue

Instruction Buffer Scheduler Scheduler Coutext Stoce

- Balanced architecture: Good enough most workloads
- Good single thread & throughput perf.
- Fastest cadence

- Focused on compute throughput
- Many low performance threads
- High memory throughput
- Purpose made programming tools



FPGA



- Full custom pipeline
- Capable of networking and compute
- High memory throughput
- Change cadence in months → rapidly changing needs
- Requires sophistication

- Fixed function
- High efficiency only blocks that are needed
- Change cadence in years
 - \rightarrow needs stable standards
- Expensive: minimum volume for viability
- Requires sophistication



Application Level Comparison – Skylake vs. Broadwell



"Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance. Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance/datacenter. Configurations: see backup



31

Intel[®] QuickAssist technology

Optimize the platform beyond processor ISA algorithm performance with hardware for additional scale and workload efficiency

- Cryptography (cipher and authentication operations)
- Public key (RSA, Diffie-Hellman, and elliptic curve cryptography)
- Compression and decompression (DEFLATE and LZS)

Technology available in form factors and packages to meet multiple market requirements for cost, form factor, power, flexibility, etc)

PCIe Card – Intel and 3rd party



Chipset Option

(e.g. Intel[®] Communications Chipsets 89xx)



ntegration with CPU as SoC

(e.g. Intel[®] Atom[™] Processor C2000, Intel[®] Atom[™] Processor C3338)



* See backup slide "VPP IPSec Performance Configuration" for details

Ideal choices for solutions targeting crypto and compression heavy workloads