

## **SOC Aging and EOS Solution**

湛灿辉/Design For Reliability

Hisilicon





• Aging (HCI/BTI) will lead to timing violation after field application.







(a) Input Sp impact on cell delay

• Aging library is not cover SP effect lead to 10% error.







- A new SOC Chip Level Aging Timing Sign-off Solution based on Ansys FXM and Path-FX<sup>TM</sup> is introduced.
- Path-FX<sup>™</sup> is a path timing analysis tool that uses the FXM to perform fast SPICE-like simulation. It's a Transistor level STA, so the variation of transistor can be involved in STA easily.





- Capture the pin SP of each cell by VCD or static method.
- Propagate the SP to each transistor in the cell.
- Calculate age\_deltavth=F{ MTTF,Vgs,T,L ,sp,frequency, device type}

5 © 2017 ANSYS, Inc. July 31, 2017





- The solution has:
- 1. Spice-like paths aging simulation
- 2. Unique aging degradation for each device/cell which dependents on its workload in path;
- 3. Fast runtime









Apr Parameter	er i entre	and hand he								
-	Timpers								Concession of the local division of the loca	212
1001,1001										
main, since										
man, Aust					1					
-										
-					1					
-										
-										1.00010000
					1					+.pestatiet
THE OWNER WATER						4.118119-01				IN MORE THE
mand_log1ab						4.788274-05				-a agente
1000										+ instantion
19905-0218						1.00				
THEY, DOTT										
PRESERVATION OF										-6.408913
PROPERTY.										
PROFESSION AND A										
						: :#				
PRODUCT OF						1.11				-
rest, innet						1 12				1.000
-						1.11				
Annual Annual						1 1 1				1.0.0000117003
-						1 1 1				
-			product and			12				
Are dellar m		And the second								
**										
11-212			2145	2.5						

SP dependent transistor aging degradation in path

A commercial sub-16nm, ~ 0.3Billion gate count network chip is used for aging timing sign off with the methodology. 1,000 paths are selected randomly to do SPICE Spectre<sup>™</sup> simulation to show the accuracy of the methodology(<2%). It takes 6 hours for 100,000 paths' setup aging timing check in one corner with 30 processors.</li>







- If increasing the stress voltage at VDDmax, the distribution of the setup timing slack will shift on left more, hundreds of paths instead of tens of paths appear timing violation;
- It is easy to get the Vmin or Fmax after lifetime ;





• Three different simulation scenarios of a module are selected to show the impacts of SP on aging timing







- Muti power domain design is easy to induce EOS (electrical overstress) failure
- Chip will be fail in field application.





Simulation check will miss violation for input vector coverage





 Voltage propagate can cover all the violation but with much fault violation

**NNSYS** 





- EOS\_FX solution can cover all the violation but little fault violation
- It run partition on the circuit and simulate all the input vector of each part.







- Run EOS\_FX in IP block and check each device.
- Check interconnect of each block interface in SOC level.

ANSYS



# 感谢聆听

